

## 1. General Description

The EM74LVC1G00 is a single 2-input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using  $I_{OFF}$ . The  $I_{OFF}$  circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

## 2. Features and Benefits


- Wide supply voltage range from 1.65 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- High noise immunity
- CMOS low power dissipation
- $I_{OFF}$  circuitry provides partial Power-down mode operation
- $\pm 24$  mA output drive ( $V_{CC} = 3.0$  V)
- Latch-up performance exceeds 100 mA
- Direct interface with TTL levels
- Complies with JEDEC standard:
  - JESD8-7 (1.65 V to 1.95 V)
  - JESD8-5 (2.3 V to 2.7 V)
  - JESD8C (2.7 V to 3.6 V)
  - JESD36 (4.5 V to 5.5 V)
- ESD protection:
  - HBM ANSI/ESDA/JEDEC JS-001 Class 3B exceeds 8000 V
  - MM JESD22-A115C Class C exceeds 550 V
  - CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package options

### 3. Ordering Information

**Table 1. Ordering information**



Type number	Topside marking	Package Name	Description	Quantity
EM74LVC1G00GV	V1YW	SOT23-5L	SOT23 package, 5 pins 2.92 mm × 1.6 mm; 1.25 mm (Max) height	3000
EM74LVC1G00GW	V1YW	SOT353	SOT353 package, 5 pins 2.1 mm × 1.25 mm; 1.1 mm (Max) height	3000
EM74LVC1G00GS	V1	DFN1x1-6L	DFN1×1 package, 6 pins 1 mm × 1 mm; 0.42 mm (Max) height	3000
EM74LVC1G00GM	V1YW	DFN1x1.45-6L	DFN1.45×1 package, 6 pins 1.45 mm × 1 mm; 0.6 mm (Max) height	3000
EM74LVC1G00GX	V1	DFN0.8x0.8-4L	DFN0.8×0.8 package, 5pins 0.8 mm × 0.8 mm; 0.4 mm (Max) height	3000

### 4. Function Diagram



## 5. Pinning Information

### 5.1. Pin map

	
<p>Fig 4. Top view pin configuration SOT23-5 and SOT353</p>	<p>Fig 5. Top view pin configuration DFN6L</p>
	
<p>Fig 6. Top view pin configuration DFN4L</p>	

### 5.2. Pin description

Table 2. Pin description

Symbol	Pin	SOT23-5, SOT353 and DFN4L	DFN6L	Description
B	1		1	Data input
A	2		2	Data input
GND	3		3	Ground (0V)
Y	4		4	Data output
NC	-		5	Not connected
VCC	5		6	Supply voltage

## 6. Functional Description

**Table 3. Function table**

H = HIGH voltage level; L = LOW voltage level.

<b>Input</b>		<b>Output</b>
<b>A</b>	<b>B</b>	<b>Y</b>
L	L	H
L	H	H
H	L	H
H	H	L

## 7. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

**Table 4. Absolute Maximum Ratings**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND.

<b>Symbol</b>	<b>Parameter</b>	<b>Conditions</b>	<b>Min</b>	<b>Max</b>	<b>Unit</b>
V <sub>CC</sub>	supply voltage		-0.5	6.5	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < 0 V	-50		mA
V <sub>I</sub>	input voltage		[1]	-0.5	6.5
I <sub>OK</sub>	output clamping current	V <sub>O</sub> > V <sub>CC</sub> or V <sub>O</sub> < 0 V		±50	mA
V <sub>O</sub>	output voltage	Active mode	[1]	-0.5	V <sub>CC</sub> + 0.5
		Power-down mode; V <sub>CC</sub> = 0 V	[1]	-0.5	V
I <sub>O</sub>	output current	V <sub>O</sub> = 0 V to V <sub>CC</sub>		±50	mA
I <sub>CC</sub>	supply current			100	mA
I <sub>GND</sub>	ground current		-100		mA
P <sub>TOT</sub>	total power dissipation	T <sub>amb</sub> = -40 °C to + 125 °C		250	mW
T <sub>STG</sub>	storage temperature		-65	150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 8. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. EnergyMath does not recommend exceeding them or designing to Absolute Maximum Ratings.

**Table 5. Recommended Operating Conditions**

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V <sub>CC</sub>	supply voltage		1.65		5.5	V
V <sub>I</sub>	input voltage		0		5.5	V
V <sub>O</sub>	output voltage	Active mode	0		V <sub>CC</sub>	V
		Power-down mode; V <sub>CC</sub> = 0 V	0		5.5	V
T <sub>amb</sub>	ambient temperature		-40		125	°C
Δt/ΔV	Input transition rise and fall rate	V <sub>CC</sub> = 1.65 V to 2.7 V			20	ns/V
		V <sub>CC</sub> = 2.7 V to 5.5 V			10	ns/V

## 9. Static Characteristics

**Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	0.65 $V_{CC}$			0.65 $V_{CC}$		V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			1.7		V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2.0			2.0		V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	0.7 $V_{CC}$			0.7 $V_{CC}$		V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$			0.35 $V_{CC}$		0.35 $V_{CC}$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$			0.7		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$			0.8		0.8	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$			0.3 $V_{CC}$		0.3 $V_{CC}$	V
$V_{OH}$	HIGH-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$						
		$I_o = -100\mu\text{A}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$	$V_{CC} - 0.1$			$V_{CC} - 0.1$		V
		$I_o = -4 \text{ mA}; V_{CC} = 1.65 \text{ V}$	1.2			0.95		V
		$I_o = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9			1.7		V
		$I_o = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2			1.9		V
		$I_o = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.3			2.0		V
		$I_o = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8			3.4		V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$						
		$I_o = 100\mu\text{A}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$			0.10		0.10	V
		$I_o = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$			0.45		0.70	V
		$I_o = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$			0.30		0.45	V
		$I_o = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$			0.40		0.60	V
		$I_o = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$			0.55		0.80	V
		$I_o = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$			0.55		0.80	V
$I_I$	Input leakage current	$V_I = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V to } 5.5 \text{ V}$		$\pm 0.1$	$\pm 1$		$\pm 1$	$\mu\text{A}$
$I_{OFF}$	power-off leakage current	$V_{CC} = 0 \text{ V}; V_I \text{ or } V_O = 5.5 \text{ V}$		$\pm 0.1$	$\pm 2$		$\pm 2$	$\mu\text{A}$

## EM74LVC1G00

Single 2-input NAND gate

I <sub>CC</sub>	supply current	V <sub>I</sub> = 5.5V or GND ; I <sub>O</sub> = 0A ; V <sub>CC</sub> = 1.65V to 5.5V		0.1	4		4	µA
ΔI <sub>CC</sub>	additional supply current	per pin ; V <sub>CC</sub> = 2.3V to 5.5V ; V <sub>I</sub> = V <sub>CC</sub> - 0.6V ; I <sub>O</sub> = 0A		5	500		500	µA
C <sub>I</sub>	input capacitance	V <sub>CC</sub> = 3.3V ; V <sub>I</sub> = GND to V <sub>CC</sub>		5				pF

[1]All typical values are measured at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.

## 10. Dynamic Characteristics

**Table 7. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 8.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t <sub>PD</sub>	propagation delay	A to Y; see Fig. 7 [2]						
		V <sub>CC</sub> = 1.65 V to 1.95 V	3.4	9.4	15.9	3.4	16.3	ns
		V <sub>CC</sub> = 2.3 V to 2.7 V	2.4	5.0	8.6	2.4	9.1	ns
		V <sub>CC</sub> = 3.0 V to 3.6 V	1.8	3.9	6.0	1.8	6.3	ns
		V <sub>CC</sub> = 4.5 V to 5.5 V	1.4	2.6	3.6	1.4	3.8	ns
C <sub>PD</sub>	power dissipation capacitance	V <sub>I</sub> = GND to V <sub>CC</sub> ; V <sub>CC</sub> = 3.3V [3]		24				pF

[1] Typical values are measured at T<sub>amb</sub> = 25 °C and V<sub>CC</sub> = 1.8 V, 2.5 V, 3.3 V and 5.0 V respectively.

[2] t<sub>PD</sub> is the same as t<sub>PLH</sub> and t<sub>PHL</sub>.

[3] C<sub>PD</sub> is used to determine the dynamic power dissipation (P<sub>D</sub> in µW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f<sub>i</sub> = input frequency in MHz;

f<sub>o</sub> = output frequency in MHz;


C<sub>L</sub> = output load capacitance in pF;

V<sub>CC</sub> = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

## 10.1. Waveforms and test circuit



Measurement points are given in Table 8.

$V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.


Fig 7. The input nA to output nY propagation delays

Table 8. Measurement points

Supply voltage	Input	Output
$V_{CC}$	$V_M$	$V_M$
1.65 V to 1.95 V	0.5 $V_{CC}$	0.5 $V_{CC}$
2.3 V to 2.7 V	0.5 $V_{CC}$	0.5 $V_{CC}$
3.0 V to 3.6 V	1.5 V	1.5 V
4.5 V to 5.5 V	0.5 $V_{CC}$	0.5 $V_{CC}$

**EM74LVC1G00**

Single 2-input NAND gate



Test data is given in Table 9.

Definitions for test circuit:

$R_L$  = Load resistance.

$C_L$  = Load capacitance including jig and probe capacitance.

$R_T$  = Termination resistance should be equal to the output impedance  $Z_0$  of the pulse generator.

$V_{EXT}$  = External voltage for measuring switching times.


Fig 8. Test circuit for measuring switching times

**Table 9. Test data**

Supply voltage	Input		Load		$V_{EXT}$
$V_{CC}$	$V_I$	$t_r = t_f$	$C_L$	$R_L$	$t_{PLH}, t_{PHL}$
1.65 V to 1.95 V	$V_{CC}$	$\leq 2.0$ ns	30 pF	1 k $\Omega$	open
2.3 V to 2.7 V	$V_{CC}$	$\leq 2.0$ ns	30 pF	500 $\Omega$	open
3.0 V to 3.6 V	3 V	$\leq 2.5$ ns	50 pF	500 $\Omega$	open
4.5 V to 5.5 V	$V_{CC}$	$\leq 2.5$ ns	50 pF	500 $\Omega$	open


## 11. Package Outline

SOT23-5L




**EM74LVC1G00**

Single 2-input NAND gate

**SOT353**



**EM74LVC1G00**

Single 2-input NAND gate

**DFN1x1-6L**



**EM74LVC1G00**

Single 2-input NAND gate

**DFN1x1.45-6L**


**EM74LVC1G00**

Single 2-input NAND gate

**DFN0.8x0.8-4L**


## 12. Abbreviations

---

**Table 10. Abbreviations**

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
TTL	Transistor-Transistor Logic

## 13. Revision History

---

**Table 11. Revision history**

Document ID	Release Date	Data sheet status	Change notice	Supersedes
EM74LVC1G00 Rev1.0	Oct 30, 2023	Product datasheet		