

## 1. General Description

The EM74HC03; EM74HCT03 is a quad 2-input NAND gate with open-drain outputs. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of  $V_{CC}$ .

## 2. Features and Benefits




- Wide supply voltage range from 2.0 V to 6.0 V
- High noise immunity
- CMOS low power dissipation
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standards:
  - JESD8C (2.7 V to 3.6 V)
  - JESD7A (2.0 V to 6.0 V)
- Input levels:
  - For EM74HC03: CMOS level
  - For EM74HCT03: TTL level
- ESD protection:
  - HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3500 V
  - CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package options

## 3. Ordering Information

**Table 1. Ordering information**

Type number	Package		
	Name	Description	Quantity
EM74HC03D	SOP-14L	plastic small outline package; 14 leads; body width 3.9 mm	3000
EM74HCT03D			
EM74HC03PW	TSSOP-14L	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	3000
EM74HCT03PW			

## 4. Function Diagram



## 5. Pinning Information

### 5.1. Pinning




Fig. 4. Top view pin configuration SOP and TSSOP

### 5.2. Pin description

**Table 2. Pin description**

Symbol	Pin	Description
1A, 2A, 3A, 4A	1, 4, 9, 12	Data input
1B, 2B, 3B, 4B	2, 5, 10, 13	Data input
1Y, 2Y, 3Y, 4Y	3, 6, 8, 11	Data output
GND	7	Ground (0V)
Vcc	14	Supply voltage

## 6. Functional Description

**Table 3. Function table**

H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF-state.

Control		Output
nA	nB	nY
L	L	Z
L	H	Z
H	L	Z
H	H	L

## 7. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

**Table 4. Absolute Maximum Ratings**

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	7.0	V
I <sub>IK</sub>	input clamping current	V <sub>I</sub> < -0.5 V or V <sub>I</sub> > V <sub>CC</sub> + 0.5 V [1]		±20	mA
I <sub>OK</sub>	output clamping current	V <sub>O</sub> < -0.5 V or V <sub>O</sub> > V <sub>CC</sub> + 0.5 V [1]		±20	mA
V <sub>O</sub>	output voltage		-0.5	V <sub>CC</sub> + 0.5 V	V
I <sub>O</sub>	output current	V <sub>O</sub> = -0.5 V to (V <sub>CC</sub> + 0.5 V)		±25	mA
I <sub>CC</sub>	supply current			50	mA
I <sub>GND</sub>	ground current		-50		mA
P <sub>TOT</sub>	total power dissipation			500	mW
T <sub>STG</sub>	storage temperature		-65	150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

## 8. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. EnergyMath does not recommend exceeding them or designing to Absolute Maximum Ratings.

**Table 5. Recommended Operating Conditions**

Symbol	Parameter	Conditions	EM74HC03			EM74HCT03			Unit
			Min	Typ	Max	Min	Typ	Max	
V <sub>CC</sub>	supply voltage		2.0	5.0	6.0	4.5	5.0	5.5	V
V <sub>I</sub>	input voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
V <sub>O</sub>	output voltage		0		V <sub>CC</sub>	0		V <sub>CC</sub>	V
T <sub>AMB</sub>	ambient temperature		-40		125	-40		125	°C
Δt/ΔV	input transition rise and fall rate	V <sub>CC</sub> = 2.0 V			625				ns/V
		V <sub>CC</sub> = 4.5 V		1.67	139		1.67	139	ns/V
		V <sub>CC</sub> = 6.0 V			83				ns/V

## 9. Static Characteristics

---

**Table 6. Static characteristics**

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V). Typical values measured at  $T_{amb} = 25^\circ\text{C}$  (unless otherwise noted).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	
<b>EM74HC03</b>								
$V_{IH}$	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5			1.5		V
		$V_{CC} = 4.5 \text{ V}$	3.15			3.15		V
		$V_{CC} = 6.0 \text{ V}$	4.2			4.2		V
$V_{IL}$	LOW-level input voltage	$V_{CC} = 2.0 \text{ V}$			0.5		0.5	V
		$V_{CC} = 4.5 \text{ V}$			1.35		1.35	V
		$V_{CC} = 6.0 \text{ V}$			1.8		1.8	V
$V_{OL}$	LOW-level output voltage	$V_I = V_{IH}$ or $V_{IL}$						
		$I_o = 20 \mu\text{A}; V_{CC} = 2.0 \text{ V}$			0.1		0.1	V
		$I_o = 20 \mu\text{A}; V_{CC} = 4.5 \text{ V}$			0.1		0.1	V
		$I_o = 20 \mu\text{A}; V_{CC} = 6.0 \text{ V}$			0.1		0.1	V
		$I_o = 4.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$			0.33		0.4	V
		$I_o = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$			0.33		0.4	V
$I_I$	input leakage current	$V_I = V_{CC}$ or GND ; $V_{CC} = 6.0 \text{ V}$			±1		±1	$\mu\text{A}$
$I_{OZ}$	OFF-state output current	$V_I = V_{IL}; V_O = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$			±5		±10	$\mu\text{A}$
$I_{CC}$	supply current	$V_I = V_{CC}$ or GND ; $I_O = 0 \text{ A}$ ; $V_{CC} = 6.0 \text{ V}$			20		40	$\mu\text{A}$
$C_I$	input capacitance			7				pF

**EM74HC03; EM74HCT03**


---

 Quad 2-input NAND gate; open-drain output

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	
<b>EM74HCT03</b>								
V <sub>IH</sub>	HIGH-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V	2.0			2.0		V
V <sub>IL</sub>	LOW-level input voltage	V <sub>CC</sub> = 4.5 V to 5.5 V			0.8		0.8	V
V <sub>OL</sub>	LOW-level output voltage	V <sub>I</sub> = V <sub>IH</sub> or V <sub>IL</sub> ; V <sub>CC</sub> = 4.5 V						
		I <sub>O</sub> = 20 µA;			0.1		0.1	V
		I <sub>O</sub> = 4.0 mA;			0.33		0.4	V
I <sub>I</sub>	input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND ; V <sub>CC</sub> = 5.5 V			±1		±1	µA
I <sub>OZ</sub>	OFF-state output current	V <sub>I</sub> = V <sub>IL</sub> ; V <sub>O</sub> = V <sub>CC</sub> or GND; V <sub>CC</sub> = 5.5 V			±5		±10	µA
I <sub>CC</sub>	supply current	V <sub>I</sub> = V <sub>CC</sub> or GND; I <sub>O</sub> = 0 A; V <sub>CC</sub> = 5.5 V			20		40	µA
ΔI <sub>CC</sub>	additional supply current	per pin ; V <sub>I</sub> = V <sub>CC</sub> - 2.1 V; I <sub>O</sub> = 0 A; other inputs at V <sub>CC</sub> or GND; V <sub>CC</sub> = 4.5 V to 5.5 V			1.55		1.85	mA
C <sub>I</sub>	input capacitance			10				pF

## 10. Dynamic Characteristics

**Table 7. Dynamic characteristics**

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 6. Typical values measured at  $T_{amb} = 25^\circ\text{C}$  (unless otherwise noted).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ	Max	Min	Max	
<b>EM74HC03</b>								
$t_{pd}$	propagation delay	nA, nB to nY; see Fig. 5 [1]						
		$V_{CC} = 2.0 \text{ V}$			35		40	ns
		$V_{CC} = 4.5 \text{ V}$			20		25	ns
		$V_{CC} = 6.0 \text{ V}$			15		20	ns
$t_t$	transition time	see Fig. 5 [2]						
		$V_{CC} = 2.0 \text{ V}$			9		11	ns
		$V_{CC} = 4.5 \text{ V}$			6		8	ns
		$V_{CC} = 6.0 \text{ V}$			4		5	ns
$C_{PD}$	power dissipation capacitance	$C_L = 15 \text{ pF}; f = 1 \text{ MHz}; V_I = \text{GND to } V_{CC}$ [3]		6				pF
<b>EM74HCT03</b>								
$t_{pd}$	propagation delay	nA, nB to nY; $V_{CC} = 4.5 \text{ V}$ ; see Fig. 5 [1]			16		19	ns
$t_t$	transition time	$V_{CC} = 4.5 \text{ V}$ ; see Fig. 5 [2]			6		8	ns
$C_{PD}$	power dissipation capacitance	$C_L = 15 \text{ pF}; f = 1 \text{ MHz}; V_I = \text{GND to } (V_{CC} - 1.5 \text{ V})$ [3]		13				pF

[1]  $t_{pd}$  is the same as  $t_{PLZ}$  and  $t_{PLZ}$ .

[2]  $t_t$  is the same as  $t_{THL}$ .

[3]  $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

$f_i$  = input frequency in MHz;

$f_o$  = output frequency in MHz;


$C_L$  = output load capacitance in pF;

$V_{CC}$  = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$  = sum of outputs.

### 10.1. Waveforms and test circuit




Measurement points are given in Table 8.

$V_{OL}$  and  $V_{OH}$  are typical output voltage levels that occur with the output load.

Fig. 5. The input to output propagation delays

**Table 8. Measurement points**


Type	Input	Output		
	$V_M$	$V_M$	$V_X$	$V_Y$
EM74HC03	$0.5V_{CC}$	$0.5V_{CC}$	$0.1V_{CC}$	$0.9V_{CC}$
EM74HCT03	1.3 V	1.3 V	0.1V <sub>CC</sub>	0.9V <sub>CC</sub>

**EM74HC03; EM74HCT03**
**Quad 2-input NAND gate; open-drain output**

**Table 9. Test data**

Type	Input		Load		$V_{EXT}$
	$V_I$	$t_r = t_f$	$C_L$	$R_L$	
EM74HC03	$V_{CC}$	$\leq 2.5 \text{ ns}$	15 pF	$500\Omega$	$2V_{CC}$
EM74HCT03	3 V	$\leq 2.5 \text{ ns}$	15 pF	$500\Omega$	$2V_{CC}$


## 11. Package Outline

SOP-14L



**EM74HC03; EM74HCT03**

Quad 2-input NAND gate; open-drain output

**TSSOP-14L**


## 12. Abbreviations

---

**Table 10. Abbreviations**

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
CDM	Charged Device Model
TTL	Transistor-Transistor Logic

## 13. Revision History

---

**Table 11. Revision history**

Document ID	Release Date	Data sheet status	Change notice	Supersedes
EM74HC_HCT03 Rev. 1.0	Aug 30, 2024	Product datasheet		