

1. General Description

The EM74HC165 is an 8-bit serial or parallel-in/serial-out shift register. The device features a serial data input (DS), eight parallel data inputs (D0 to D7) and two complementary serial outputs (Q7 and $\overline{Q7}$). When the parallel load input (\overline{PL}) is LOW the data from D0 to D7 is loaded into the shift register asynchronously. When \overline{PL} is HIGH data enters the register serially at DS. When the clock enable input (\overline{CE}) is LOW data is shifted on the LOW-to-HIGH transitions of the CP input. A HIGH on \overline{CE} will disable the CP input. Inputs include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of V_{CC} .

2. Features and Benefits


- Wide supply voltage range from 2.8 V to 6.0 V
- High noise immunity
- CMOS low power dissipation
- Asynchronous 8-bit parallel load
- Synchronous serial input
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard:
 - JESD8C(2.8 V to 3.6 V)
 - JESD7A(2.8 V to 6.0 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3500 V
 - CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C

3. Ordering Information

Table 1. Ordering information


Type number	Package		
	Name	Description	Quantity
EM74HC165D	SOP-16L	plastic small outline package; 16 leads; body width 3.9 mm	3000
EM74HC165PW	TSSOP-16L	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	3000

4. Function Diagram



5. Pinning Information

5.1. Pinning



5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
\overline{PL}	1	asynchronous parallel load input (active LOW)
CP	2	clock input (LOW-to-HIGH edge-triggered)
$\overline{Q7}$	7	complementary output from the last stage
GND	8	ground(0V)
Q7	9	serial output from the last stage
DS	10	serial data input
D0 to D7	11, 12, 13, 14, 3, 4, 5, 6	parallel data inputs (also referred to as Dn)
\overline{CE}	15	clock enable input (active LOW)
Vcc	16	supply voltage

6. Functional Description

Table 3. Function table

H = HIGH voltage level;

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

L = LOW voltage level;

I = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

q = state of the referenced input one set-up time prior to the LOW-to-HIGH clock transition;

X = don't care

↑ = LOW-to-HIGH transition;

Operating modes	Inputs					Qn registers		Outputs	
	\overline{PL}	\overline{CE}	CP	DS	D0 to D7	Q0	Q1 to Q6	Q7	$\overline{Q7}$
parallel load	L	X	X	X	L	L	L to L	L	H
	L	X	X	X	H	H	H to H	H	L
serial shift	H	L	↑	I	X	L	q0 to q5	q6	$\overline{q6}$
	H	L	↑	h	X	H	q0 to q5	q6	$\overline{q6}$
	H	↑	L	I	X	L	q0 to q5	q6	$\overline{q6}$
	H	↑	L	h	X	H	q0 to q5	q6	$\overline{q6}$
Hold“do nothing”	H	H	X	X	X	q0	q1 to q6	q7	$\overline{q7}$
	H	X	H	X	X	q0	q1 to q6	q7	$\overline{q7}$




Fig. 5. Timing diagram

7. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Table 4. Absolute Maximum Ratings

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	7.0	V
I _{IK}	input clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V [1]		±20	mA
I _{OK}	output clamping current	V _O < -0.5 V or V _O > V _{CC} + 0.5 V [1]		±20	mA
I _O	output current	-0.5 V < V _O < V _{CC} + 0.5 V		±25	mA
I _{CC}	supply current			50	mA
I _{GND}	ground current		-50		mA
P _{TOT}	total power dissipation	T _{amb} = -40 °C to + 125 °C		500	mW
T _{STG}	storage temperature		-65	150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

8. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. EnergyMath does not recommend exceeding them or designing to Absolute Maximum Ratings.

Table 5. Recommended Operating Conditions

Symbol	Parameter	Conditions	EM74HC165			Unit
			Min	Typ	Max	
V _{CC}	supply voltage		2.8	5.0	6.0	V
V _I	input voltage		0		V _{CC}	V
V _O	output voltage		0		V _{CC}	V
T _{AMB}	ambient temperature		-40	+25	+125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 3.0 V			371	ns/V
		V _{CC} = 4.5 V		1.67	139	ns/V
		V _{CC} = 6.0 V			83	ns/V

9. Static Characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level input voltage	V _{CC} = 3.0 V	2.0	1.8		2.0		V
		V _{CC} = 4.5 V	3.15	2.4		3.15		V
		V _{CC} = 6.0 V	4.2	3.5		4.2		V
V _{IL}	LOW-level input voltage	V _{CC} = 3.0 V		1.3	0.6		0.6	V
		V _{CC} = 4.5 V		2.1	1.35		1.35	V
		V _{CC} = 6.0 V		2.8	1.8		1.8	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = -20µA; V _{CC} = 3.0 V	2.9	3.0		2.9		V
		I _O = -20µA; V _{CC} = 4.5 V	4.4	4.5		4.4		V
		I _O = -20µA; V _{CC} = 6.0 V	5.9	6.0		5.9		V
		I _O = -4.0 mA; V _{CC} = 4.5 V	3.84	4.4		3.7		V
		I _O = -5.2 mA; V _{CC} = 6.0 V	5.34	5.9		5.2		V
V _{OL}	LOW-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = 20µA; V _{CC} = 3.0 V		0	0.1		0.1	V
		I _O = 20µA; V _{CC} = 4.5 V		0	0.1		0.1	V
		I _O = 20µA; V _{CC} = 6.0 V		0	0.1		0.1	V
		I _O = 4.0 mA; V _{CC} = 4.5 V		0.04	0.33		0.4	V
		I _O = 5.2 mA; V _{CC} = 6.0 V		0.05	0.33		0.4	V
I _I	input leakage current	V _I = V _{CC} or GND ; V _{CC} = 6.0 V		0.1	±1		±1	µA
I _{CC}	supply current	V _I = V _{CC} or GND ; I _O = 0A ; V _{CC} = 6.0 V		11	20		40	µA
C _I	input capacitance	Pin PL,DS		4.3				pF
		Pin CP, CE		7.0				pF
		Pin D0 to D7		8.6				pF

[1]All typical values are measured at T_{amb} = 25°C.

10. Dynamic Characteristics

Table 7. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 11.

Symbol	Parameter	Conditions	-40 °C to +85 °C			Unit
			Min	Typ[1]	Max	
t_{pd}	propagation delay	CP or \overline{CE} to Q7, $\overline{Q7}$; see Fig. 6 [2]				
		$V_{CC} = 3.0 \text{ V}$		18.4	27	
		$V_{CC} = 4.5 \text{ V}$		12.5	17	
		$V_{CC} = 5.0 \text{ V}$		11.7	15	
		$V_{CC} = 6.0 \text{ V}$		10.4	13	
		\overline{PL} to Q7, $\overline{Q7}$; see Fig. 7 [2]				
		$V_{CC} = 3.0 \text{ V}$		17.9	27	
		$V_{CC} = 4.5 \text{ V}$		11.8	17	
		$V_{CC} = 5.0 \text{ V}$		10.7	15	
		$V_{CC} = 6.0 \text{ V}$		9.7	13	
		D7 to Q7, $\overline{Q7}$; see Fig. 8 [2]				
		$V_{CC} = 3.0 \text{ V}$		18.2	27	
		$V_{CC} = 4.5 \text{ V}$		12.4	17	
		$V_{CC} = 5.0 \text{ V}$		11.5	15	
		$V_{CC} = 6.0 \text{ V}$		10.1	13	
t_t	transition time	Q7, $\overline{Q7}$ output; see Fig. 6 [3]				
		$V_{CC} = 3.0 \text{ V}$		3.1	8	
		$V_{CC} = 4.5 \text{ V}$		2.2	7	
		$V_{CC} = 6.0 \text{ V}$		1.9	7	
t_w	pulse width	CP HIGH or LOW; see Fig. 6				
		$V_{CC} = 3.0 \text{ V}$	25		31	
		$V_{CC} = 4.5 \text{ V}$	20		24	
		$V_{CC} = 6.0 \text{ V}$	17		20	
		\overline{PL} LOW; see Fig. 7				
		$V_{CC} = 3.0 \text{ V}$	20		25	
		$V_{CC} = 4.5 \text{ V}$	15		18	
		$V_{CC} = 6.0 \text{ V}$	13		15	

EM74HC165

8-bit serial-in/serial-out shift register

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t_{rec}	recovery time	PL to CP, \overline{CE} ; see Fig. 7						
		$V_{CC} = 3.0 \text{ V}$	20			23		ns
		$V_{CC} = 4.5 \text{ V}$	15			18		ns
		$V_{CC} = 6.0 \text{ V}$	13			15		ns
t_{SU}	set up time	DS to CP, \overline{CE} ; see Fig. 9						
		$V_{CC} = 3.0 \text{ V}$	25			30		ns
		$V_{CC} = 4.5 \text{ V}$	20			24		ns
		$V_{CC} = 6.0 \text{ V}$	17			20		ns
		\overline{CE} to CP and CP to \overline{CE} ; see Fig. 9						
		$V_{CC} = 3.0 \text{ V}$	25			30		ns
		$V_{CC} = 4.5 \text{ V}$	20			24		ns
		$V_{CC} = 6.0 \text{ V}$	17			20		ns
		Dn to \overline{PL} ; see Fig. 10						
		$V_{CC} = 3.0 \text{ V}$	25			30		ns
		$V_{CC} = 4.5 \text{ V}$	20			24		ns
		$V_{CC} = 6.0 \text{ V}$	17			20		ns
t_h	hold time	DS to CP, \overline{CE} and Dn to \overline{PL} ; see Fig. 9						
		$V_{CC} = 3.0 \text{ V}$	5			5		ns
		$V_{CC} = 4.5 \text{ V}$	5			5		ns
		$V_{CC} = 6.0 \text{ V}$	5			5		ns
		\overline{CE} to CP and CP to \overline{CE} ; see Fig. 9						
		$V_{CC} = 3.0 \text{ V}$	5			5		ns
		$V_{CC} = 4.5 \text{ V}$	5			5		ns
		$V_{CC} = 6.0 \text{ V}$	5			5		ns
f_{max}	maximum frequency	for CP; see Fig. 6						
		$V_{CC} = 3.0 \text{ V}$	20			16		MHz
		$V_{CC} = 4.5 \text{ V}$	24			20		MHz
		$V_{CC} = 6.0 \text{ V}$	28			24		MHz
C_{PD}	power dissipation capacitance	per package ; $V_I = GND$ to V_{CC} ; [4]		26				pF

EM74HC165

8-bit serial-in/serial-out shift register

[1] Typical values are measured at $T_{amb} = 25^{\circ}\text{C}$.

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] t_t is the same as t_{THL} and t_{THL} .

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum(C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;

N = number of inputs switching;

$\sum(C_L \times V_{CC}^2 \times f_o)$ = sum of outputs.


11. Waveforms and test circuit



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 6. The clock (CP) or clock enable (\overline{CE}) to output (Q7 or $\overline{Q7}$) propagation delays, the clock pulse width, the maximum clock frequency and the output transition times




Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. The parallel load (\overline{PL}) pulse width, the parallel load to output (Q7 or $\overline{Q7}$) propagation delays, the parallel load to clock (CP) and clock enable (\overline{CE}) recovery time

EM74HC165


8-bit serial-in/serial-out shift register



Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 8. The data input (D7) to output (Q7 or \overline{Q}_7) propagation delays when \overline{PL} is LOW



The shaded areas indicate when the input is permitted to change for predictable output performance. Measurement points are given in Table 8.

V_{OL} and V_{OH} are typical voltage output levels that occur with the output load.

(1) \overline{CE} may change only from HIGH-to-LOW while CP is LOW, see Section 1.

Fig. 9. The set-up and hold times from the serial data input (DS) to the clock (CP) and clock enable (\overline{CE}) inputs, from the clock enable input (\overline{CE}) to the clock input (CP) and from the clock input (CP) to the clock enable input (\overline{CE})

EM74HC165

8-bit serial-in/serial-out shift register





Table 8. Measurement points


Type	Input V_I	Output		
		V_M	V_x	V_y
EM74HC165	$0.5V_{CC}$	$0.5V_{CC}$	$0.1V_{CC}$	$0.9V_{CC}$

**Table 9. Test data**

Type	Input		C_L	t_{PHL}, t_{PLH}
	V_I	$t_r = t_f$		
EM74HC165	V_{CC}	2.5 ns	50 pF	


12. Package Outline

SOP-16L



EM74HC165

8-bit serial-in/serial-out shift register

TSSOP-16L


13. Abbreviations

Table 10. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
CDM	Charged Device Model

14. Revision History

Table 11. Revision history

Document ID	Release Date	Data sheet status	Change notice	Supersedes
EM74HC165 Rev. 1.0	Feb 20, 2025	Product datasheet		