

1. General Description

The EM74LVC74A is a dual edge triggered D-type flip-flop with individual data (nD) inputs, clock (nCP) inputs, set (n \bar{S} D) and (n \bar{R} D) inputs, and complementary nQ and n \bar{Q} outputs.

The set and reset are asynchronous active LOW inputs and operate independently of the clock input. Information on the data input is transferred to the nQ output on the LOW-to-HIGH transition of the clock pulse. The nD inputs must be stable one set-up time prior to the LOW-to-HIGH clock transition, for predictable operation.

Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.

This device is fully specified for partial power down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

2. Features and Benefits

- Wide supply voltage range from 1.2 V to 5.5 V
- Overvoltage tolerant inputs to 5.5 V
- CMOS low power dissipation
- I_{OFF} circuitry provides partial Power-down mode operation
- Latch-up performance exceeds 250 mA
- Direct interface with TTL levels
- Complies with JEDEC standard:
 - JESD8-7A (1.65 V to 1.95 V)
 - JESD8-5A (2.3 V to 2.7 V)
 - JESD8-C (2.7 V to 3.6 V)
 - JESD36 (4.5 V to 5.5 V)
- ESD protection:
 - HBM ANSI/ESDA/JEDEC JS-001 Class 3A exceeds 6000 V
 - CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package option

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

3. Ordering Information


Table 1. Ordering information

Type number	Topside marking	Package		
		Name	Description	Quantity
EM74LVC74AD	LVC74A XYYWW	SOP-14L	plastic small outline package; 14 leads; body width 3.9 mm	3000
EM74LVC74APW	LVC74A XYYWW	TSSOP-14L	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	3000

MARKING INFORMATION

NOTE: XYYWW = Vendor Code and Data Code.


X YY WW



EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

4. Function Diagram



5. Pinning Information

5.1. Pin map




Fig. 5. Top view pin configuration SOP and TSSOP

5.2. Pin description

Table 2. Pin description

Symbol	Pin	Description
1 $\bar{R}D$, 2 $\bar{R}D$	1, 13	asynchronous reset-direct input (active LOW)
1D, 2D	2, 12	data input
1CP, 2CP	3, 11	clock input (LOW-to-HIGH, edge-triggered)
1 $\bar{S}D$, 2 $\bar{S}D$	4, 10	asynchronous set-direct input (active LOW)
1Q, 2Q	5, 9	true output
1 \bar{Q} , 2 \bar{Q}	6, 8	complement output
GND	7	ground (0 V)
V _{CC}	14	supply voltage

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

6. Functional Description

Table 3. Function table

H = HIGH voltage level; L = LOW voltage level; X = don't care.

Input				Output	
nSD	nRD	nCP	nD	nQ	nQ̄
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H	H

Table 4. Function table

H = HIGH voltage level; L = LOW voltage level.

↑ = LOW-to-HIGH transition; Q_{n+1} = state after the next LOW-to-HIGH CP transition.

Input				Output	
nSD	nRD	nCP	nD	nQ _{n+1}	nQ̄ _{n+1}
H	H	↑	L	L	H
H	H	↑	H	H	L

7. Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Table 5. Absolute Maximum Ratings

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND.

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	6.5	V
I _{IK}	input clamping current	V _I < 0 V	-50		mA
V _I	input voltage	[1]	-0.5	6.5	V
I _{OK}	output clamping current	V _O > V _{CC} or V _O < 0 V		±50	mA
V _O	output voltage	Active mode; [1]	-0.5	V _{CC} + 0.5	V
		Power-down mode; V _{CC} = 0 V [1]	-0.5	6.5	V
I _O	output current	V _O = 0 V to V _{CC}		±50	mA
I _{CC}	supply current			100	mA
I _{GND}	ground current		-100		mA
P _{tot}	total power dissipation	T _{amb} = -40 °C to + 125 °C		500	mW
T _{stg}	storage temperature		-65	150	°C

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

8. Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. EnergyMath does not recommend exceeding them or designing to Absolute Maximum Ratings.

Table 6. Recommended Operating Conditions

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage	for maximum speed performance	1.65	5.5	V
		functional	1.2		V
V _I	input voltage		0	5.5	V
V _O	output voltage	Active mode;	0	V _{CC}	V
		Power-down mode; V _{CC} = 0 V		5.5	V
T _{amb}	ambient temperature		-40	125	°C
Δt/ΔV	input transition rise and fall rate	V _{CC} = 1.65 V to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 V to 3.6 V	0	10	ns/V
		V _{CC} = 4.5 V to 5.5 V	0	5	ns/V

9. Static Characteristics

Table 7. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
V _{IH}	HIGH-level input voltage	V _{CC} = 1.2 V	1.08			1.08		V
		V _{CC} = 1.65 V to 1.95 V	0.65V _{CC}			0.65V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	1.7			1.7		V
		V _{CC} = 2.7 V to 3.6 V	2.0			2.0		V
		V _{CC} = 4.5 V to 5.5 V	0.7V _{CC}			0.7V _{CC}		V
V _{IL}	LOW-level input voltage	V _{CC} = 1.2 V			0.12		0.12	V
		V _{CC} = 1.65 V to 1.95 V			0.35V _{CC}		0.35V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V			0.7		0.7	V
		V _{CC} = 2.7 V to 3.6 V			0.8		0.8	V
		V _{CC} = 4.5 V to 5.5 V			0.3V _{CC}		0.3V _{CC}	V
V _{OH}	HIGH-level output voltage	V _I = V _{IH} or V _{IL}						
		I _O = -100 μA; V _{CC} = 1.65 V to 5.5 V	V _{CC} - 0.1			V _{CC} - 0.1		V
		I _O = -4 mA; V _{CC} = 1.65 V	1.2			1.05		V

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
					$I_o = -8 \text{ mA}; V_{CC} = 2.3 \text{ V}$	1.9		
V_{OH}	HIGH-level output voltage	$I_o = -12 \text{ mA}; V_{CC} = 2.7 \text{ V}$	2.2			2.05		V
		$I_o = -24 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.4			2.25		V
		$I_o = -32 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.8			3.5		V
V_{OL}	LOW-level output voltage	$V_I = V_{IH} \text{ or } V_{IL}$						
		$I_o = 100 \mu\text{A}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$			0.10		0.10	V
		$I_o = 4 \text{ mA}; V_{CC} = 1.65 \text{ V}$			0.45		0.65	V
		$I_o = 8 \text{ mA}; V_{CC} = 2.3 \text{ V}$			0.30		0.45	V
		$I_o = 12 \text{ mA}; V_{CC} = 2.7 \text{ V}$			0.40		0.60	V
		$I_o = 24 \text{ mA}; V_{CC} = 3.0 \text{ V}$			0.55		0.80	V
		$I_o = 32 \text{ mA}; V_{CC} = 4.5 \text{ V}$			0.55		0.80	V
I_i	input leakage current	$V_I = 5.5 \text{ V or GND}; V_{CC} = 0 \text{ V to } 5.5 \text{ V}$		± 0.1	± 5		± 20	μA
I_{CC}	supply current	$V_I = 5.5 \text{ V or GND}; I_o = 0 \text{ A}; V_{CC} = 1.65 \text{ V to } 5.5 \text{ V}$		0.01	10		40	μA
I_{OFF}	Power-off leakage current	$V_{CC} = 0 \text{ V}; V_I \text{ or } V_o = 5.5 \text{ V}$		± 0.1	± 10		± 20	μA
ΔI_{CC}	additional supply current	per input pin ; $V_{CC} = 2.3 \text{ V to } 5.5 \text{ V}; V_I = V_{CC} - 0.6 \text{ V}; I_o = 0 \text{ A}$		0.5	500		5000	μA
C_i	input capacitance	$V_{CC} = 3.3 \text{ V}; V_I = \text{GND to } V_{CC}$		4				pF

[1]All typical values are measured at $V_{CC} = 3.3 \text{ V}$ and $T_{amb} = 25^\circ\text{C}$.

10. Dynamic Characteristics

Table 8. Dynamic characteristics

Voltages are referenced to GND (ground = 0 V); for test circuit see Fig. 8.

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t _{pd}	propagation delay	nCP to nQ, nQ̄; see Fig. 6 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.0		22	1.0	23	ns
		V _{CC} = 2.3 V to 2.7 V	1.0		12	1.8	13	ns
		V _{CC} = 3.0 V to 3.6 V	1.0		9	1.0	10	ns
		V _{CC} = 4.5 V to 5.5 V	1.0		6	1.0	7	ns
		nSD to nQ, nQ̄; see Fig. 7 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.0		24	0.5	25	ns
		V _{CC} = 2.3 V to 2.7 V	1.0		12	1.0	13	ns
		V _{CC} = 3.0 V to 3.6 V	1.0		8.5	1.0	9	ns
		V _{CC} = 4.5 V to 5.5 V	1.0		6.5	1.0	7	ns
		nRD to nQ, nQ̄; see Fig. 7 [2]						
		V _{CC} = 1.65 V to 1.95 V	1.0		24.5	0.5	25	ns
		V _{CC} = 2.3 V to 2.7 V	1.0		14	1.0	15	ns
		V _{CC} = 3.0 V to 3.6 V	1.0		9	1.0	10	ns
V _{CC} = 4.5 V to 5.5 V	1.0		6	1.0	7	ns		
t _w	pulse width	clock HIGH or LOW; see Fig. 6						
		V _{CC} = 1.65 V to 1.95 V	5.0			5.0		ns
		V _{CC} = 2.3 V to 2.7 V	4.0			4.0		ns
		V _{CC} = 3.0 V to 3.6 V	3.3			4.5		ns
		V _{CC} = 4.5 V to 5.5 V	3.3			4.5		ns
		set or reset LOW; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	5.0			5.0		ns
		V _{CC} = 2.3 V to 2.7 V	4.0			4.0		ns
		V _{CC} = 3.0 V to 3.6 V	3.3			4.5		ns
V _{CC} = 4.5 V to 5.5 V	3.3			4.5		ns		
t _{rec}	recovery time	set or reset; see Fig. 7						
		V _{CC} = 1.65 V to 1.95 V	1.5			1.5		ns
		V _{CC} = 2.3 V to 2.7 V	1.5			1.5		ns
		V _{CC} = 3.0 V to 3.6 V	1.0			1.0		ns
		V _{CC} = 4.5 V to 5.5 V	1.0			1.0		ns

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

Symbol	Parameter	Conditions	-40 °C to +85 °C			-40 °C to +125 °C		Unit
			Min	Typ[1]	Max	Min	Max	
t _{su}	set-up time	nD to nCP; see Fig. 6						
		V _{CC} = 1.65 V to 1.95 V	3.0			3.0		ns
		V _{CC} = 2.3 V to 2.7 V	2.5			2.5		ns
		V _{CC} = 3.0 V to 3.6 V	2.0			2.0		ns
		V _{CC} = 4.5 V to 5.5 V	2.0			2.0		ns
t _h	hold time	nD to nCP; see Fig. 6						
		V _{CC} = 1.65 V to 1.95 V	2.0			2.0		ns
		V _{CC} = 2.3 V to 2.7 V	1.5			1.5		ns
		V _{CC} = 3.0 V to 3.6 V	1.0			1.0		ns
		V _{CC} = 4.5 V to 5.5 V	1.0			1.0		ns
f _{max}	maximum frequency	nCP; see Fig. 6						
		V _{CC} = 1.65 V to 1.95 V	35			30		MHz
		V _{CC} = 2.3 V to 2.7 V	70			65		MHz
		V _{CC} = 3.0 V to 3.6 V	100			90		MHz
		V _{CC} = 4.5 V to 5.5 V	150			130		MHz
t _{sk(o)}	output skew time	V _{CC} = 3.0 V to 3.6 V [3]			1.0		1.5	ns
C _{PD}	power dissipation capacitance	per flip-flop ; V _I = GND to V _{CC} [4]						
		V _{CC} = 1.65 V to 1.95 V		12				pF
		V _{CC} = 2.3 V to 2.7 V		13				pF
		V _{CC} = 3.0 V to 3.6 V		14				pF
		V _{CC} = 4.5 V to 5.5 V		15				pF

[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 1.8 V, 2.5 V, 3.3 V and 5.0 V respectively.

[2] t_{pd} is the same as t_{PLH} and t_{PHL}.

[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.

[4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma(C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in V;


N = number of inputs switching;

Σ(C_L × V_{CC}² × f_o) = sum of outputs.

EM74LVC74A


Dual D-type flip-flop with set and reset; positive-edge trigger

10.1. Waveforms and test circuit



EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger



Measurement points are given in Table 9.

V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Fig. 7. The set (\overline{nSD}) and reset (\overline{nRD}) input to output (nQ , \overline{nQ}) propagation delays, the set and reset pulse widths, and the \overline{nRD} to nCP recovery time

Table 9. Measurement points

Supply voltage	Input		Output
V_{CC}	V_I	V_M	V_M
1.2 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
1.65 V to 1.95 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
2.3 V to 2.7 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$
3.0 V to 3.6 V	3.0 V	1.5 V	1.5 V
4.5 V to 5.5 V	V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger




Table 10. Test data


Supply voltage	Input		Load	
V_{CC}	V_I	$t_r = t_f$	C_L	R_L
1.2 V	V_{CC}	≤ 2.0 ns	15 pF	500 Ω
1.65 V to 1.95 V	V_{CC}	≤ 2.0 ns	15 pF	500 Ω
2.3 V to 2.7 V	V_{CC}	≤ 2.0 ns	15 pF	500 Ω
3.0 V to 3.6 V	3 V	≤ 2.0 ns	15 pF	500 Ω
4.5 V to 5.5 V	V_{CC}	≤ 2.0 ns	15 pF	500 Ω

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

11. Package Outline


SOP-14L



EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

TSSOP-14L



12. Tape and Reel Information

12.1. Carrier tape dimensions




Table 11. Carrier tape dimensions

Package version	A0(mm)	B0(mm)	K0(mm)	T(mm)	P1(mm)	W(mm)	P0(mm)	PIN 1
SOP-14L	6.35	9.1	1.9	0.22	8	16	4	Q1
TSSOP-14L	6.7	5.45	1.6	0.25	8	12	4	Q1

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

12.2. Reel and box dimensions




Table 12. Dimensions and quantities

Package version	Type NO. ending	Reel Dimension A (mm)	Reel Width W1 (mm)	MPQ (pcs)	Reels per box	Outer box dimensions L×W×H(mm)
SOP-14L	D	330	22.4	3000	1	358x340x50
TSSOP-14L	PW	330	18.4	3000	1	358x340x50

EM74LVC74A

Dual D-type flip-flop with set and reset; positive-edge trigger

13. Abbreviations

Table 13. Abbreviations

Acronym	Description
CMOS	Complementary Metal-Oxide Semiconductor
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
CDM	Charged Device Model
TTL	Transistor-Transistor Logic

14. Revision History

Table 14. Revision history

Document ID	Release Date	Data sheet status	Change notice	Supersedes
EM74LVC74A Rev. 1.1	May 20, 2025	Product datasheet		EM74LVC74A Rev. 1.0
Modifications:	<ul style="list-style-type: none"> Table 5 updated. Section 12 added tape and reel information. 			
EM74LVC74A Rev. 1.0	Aug 20, 2024	Product datasheet		