咨询电话0551-6530 6032
产品详情
| Technology family | HC(T) |
| Bits (#) | 8 |
| Supply voltage (min) (V) | 2.0 |
| Supply voltage (max) (V) | 6.0 |
| IOL (max) (mA | 7.8 |
| IOH (max) (mA) | -7.8 |
| Supply current (max) (µA) | 80 |
| Input type | Standard CMOS |
| Output type | 3-State |
| Features | Balanced outputs, High speed (tpd 10-50ns), Output register, Positive input clamp diode |
| Rating | Catalog |
| Operating temperature range (°C) | -40 to 125 |
| EM74HC595D | SOP-16L | plastic small outline package; 16 leads; body width 3.9 mm |
| EM74HC595PW | TSSOP-16L | plastic thin shrink small outline package; 16 leads; body width 4.4 mm |
- Wide operating voltage 2.7 V to 6.0 V
- High noise immunity
- CMOS low power dissipation
- 8-bit serial input
- 8-bit serial or parallel output
- Storage register with 3-state outputs
- Shift register with direct clear
- Latch-up performance exceeds 250 mA
- Complies with JEDEC standard:
- JESD8C(2.7 V to 3.6 V)
- JESD7A(2.7 V to 6.0 V)
- ESD protection:
- HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 3500 V
- CDM ANSI/ESDA/JEDEC JS-002 Class C3 exceeds 2000 V
- Multiple package options
- Specified from -40 °C to +85 °C and from -40 °C to +125 °C
The EM74HC595 is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input (DS) and a serial output (Q7S) to enable cascading and an asynchronous reset MR input. A LOW on MR will reset the shift register. Data is shifted on the LOW-to-HIGH transitions of the SHCP input. The data in the shift register is transferred to the storage register on a LOW to-HIGH transition of the STCP input. If both clocks are connected together, the shift register will always be one clock pulse ahead of the storage register. Data in the storage register appears at the output whenever the output enable input (OE ) is LOW. A HIGH on OE assume a high-impedance OFF-state. Operation of the OE causes the outputs to input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of VCC